Author of the publication

Time-domain performance bound analysis of analog circuits considering process variations.

, , , and . ASP-DAC, page 535-540. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A novel power noise simulation methodology for chip design using Wafer Level Chip Scale Packaging., , , and . VLSI-DAT, page 1-4. IEEE, (2014)Battery state of charge estimation using adaptive subspace identification method., , , , , and . ASICON, page 91-94. IEEE, (2011)An efficient statistical chip-level total power estimation method considering process variations with spatial correlation., , and . ISQED, page 671-676. IEEE, (2011)New approaches to interconnect macromodeling with explicit delay extraction., and . APCCAS, page 1546-1549. IEEE, (2008)Food safety Knowledge Graph and Question Answering System., , and . ICIT, page 559-564. ACM, (2019)Question Answering System based on Food Spot-Check Knowledge Graph., , and . ICCDE, page 168-172. ACM, (2020)Reinforcement learning based self-adaptive voltage-swing adjustment of 2.5D I/Os for many-core microprocessor and memory communication., , , , and . ICCAD, page 224-229. IEEE, (2014)Time-domain performance bound analysis of analog circuits considering process variations., , , and . ASP-DAC, page 535-540. IEEE, (2012)A fast symbolic computation approach to statistical analysis of mesh networks with multiple sources., and . ASP-DAC, page 383-388. IEEE, (2010)Performance bound analysis of analog circuits considering process variations., , , and . DAC, page 310-315. ACM, (2011)