( en | de | ru )

 

Disambiguation of "Miranda, Miguel"

Author of the publication

copydeleteadd this publication to your clipboard
TRAMS Project: Variability and Reliability of SRAM Memories in sub-22 nm Bulk-CMOS Technologies.

, , , , , , , and . FET, volume 7 of Procedia Computer Science, page 148-149. Elsevier, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Miranda Grahl

Rosman Miranda

Miranda Wunnicke

Teobaldo Miranda

Karen Miranda

 

Other publications of authors with the same name

A PDA-based See-through Interface within an Immersive Environment., , , and . ICAT, page 113-118. IEEE Computer Society, (2007)Implementation and Evaluation of a Magic lens Interface Using a Handheld Device in an Immersive Virtual Environment., , and . Inf. Media Technol., 4 (4): 1098-1103 (2009)A global bus power optimization methodology for physical design of memory dominated systems by coupling bus segmentation and activity driven block placement., , , and . ASP-DAC, page 759-761. IEEE Computer Society, (2004)Background Data Organisation for the Low-Power Implementation in Real-Time of a Digital Audio Broadcast Receiver on a SIMD Processor., , , , , and . DATE, page 11144-11145. IEEE Computer Society, (2003)Morality in Group Decision Support Systems in Medicine., , , , and . IDC, 315, page 191-200. (2010)New reliability mechanisms in memory design for sub-22nm technologies., , , , , , , , , and 7 other author(s). IOLTS, page 111-114. IEEE Computer Society, (2011)Global Multimedia System Design Exploration Using Accurate Memory Organization Feedback., , , , and . DAC, page 327-332. ACM Press, (1999)Design and Synthesis of Pareto Buffers Offering Large Range Runtime Energy/Delay Tradeoffs Via Combined Buffer Size and Supply Voltage Tuning., , , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (1): 117-127 (2009)Architectural exploration and optimization for counter based hardware address generation., , , and . ED&TC, page 293-298. IEEE Computer Society, (1997)Variability Aware Sub-Wavelength Lithography Characterization for Robust SRAM Design., , and . ARCS Workshops, VDE-Verlag, (2011)