Author of the publication

A multicriteria optimization of the discrete sine transform for versatile video coding standard.

, , , and . Signal Image Video Process., 16 (2): 329-337 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Hardware implementation of PSO-based approximate DST transform for VVC standard., , , , and . J. Real Time Image Process., 19 (1): 87-101 (2022)Architecture and HW/SW validation of nonlinear Border-Preserving Interpolator., , , and . DTIS, page 1-4. IEEE, (2012)Real-time H.264/AVC baseline decoder implementation on TMS320C6416., , , , and . J. Real-Time Image Processing, 7 (4): 215-232 (2012)Perceptual Evaluation of JPEG2000., , , and . Eur. Trans. Telecommun., 15 (2): 135-143 (2004)Analysis of Coding and Transfer of Arien Video Sequences from H.264 Standard., , , and . ATSIP, page 1-5. IEEE, (2020)Analysis and Optimization of UB Video's H.264 Baseline Encoder Implementation on Texas Instruments' TMS320DM642 DSP., , , and . ICIP, page 3277-3280. IEEE, (2006)Optimization and Implementation on Fpga of the DCT/IDCT Algorithm., , , , , and . ICASSP (3), page 928-931. IEEE, (2006)Settling accuracy and noise performances in switched current grounded gate class AB memory cells., , and . ICECS, page 687-690. IEEE, (2003)Toward an optimal residual frame coding for DWT based video codec., , , , and . ICECS, page 876-879. IEEE, (2009)An optimized hardware architecture of 4×4, 8×8, 16×16 and 32×32 inverse transform for HEVC., , , and . ATSIP, page 264-267. IEEE, (2016)