( en | de | ru )

 

Disambiguation of "Perniola, Luca"

Author of the publication

copydeleteadd this publication to your clipboard
Phase change memory for synaptic plasticity application in neuromorphic systems.

, , , , and . IJCNN, page 619-624. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Luca Rizzini

Luca Tranchini

Alfonz Luca

Luca Tuninetti

Marcello Lucà

 

Other publications of authors with the same name

Optimal programming with voltage-controlled temperature profile to reduce SET state distribution dispersion in PCM., , , , , and . ICECS, page 482-485. IEEE, (2014)Carbon-doped Ge2Sb2Te5 phase-change memory devices featuring reduced RESET current and power consumption., , , , , , , , , and 9 other author(s). ESSDERC, page 286-289. IEEE, (2012)Optimized temperature profile based pulse generator for innovative Phase Change Memory., , , , and . NEWCAS, page 1-4. IEEE, (2015)Performance Improvement on HfO2-Based 1T Ferroelectric NVM by Electrical Preconditioning., , , , , , , , and . IRPS, page 1-4. IEEE, (2019)Phase change memory for synaptic plasticity application in neuromorphic systems., , , , and . IJCNN, page 619-624. IEEE, (2011)Current pulse generator for multilevel cell programming of innovative PCM., , , , and . ICICDT, page 1-4. IEEE, (2015)Phase Change and Magnetic Memories for Solid-State Drive Applications., , , , and . Proc. IEEE, 105 (9): 1790-1811 (2017)Impact of Si/Al implantation on the forming voltage and pre-forming conduction modes in HfO2 based OxRAM cells., , , , , , , , , and 5 other author(s). ESSDERC, page 168-171. IEEE, (2016)Benefit of Al2O3/HfO2 bilayer for BEOL RRAM integration through 16kb memory cut characterization., , , , , , , , , and 6 other author(s). ESSDERC, page 266-269. IEEE, (2015)Emerging memory technologies for reconfigurable routing in FPGA architecture., , , , and . ICECS, page 62-65. IEEE, (2010)