Author of the publication

A Hardware-Efficient Frequency Domain Correlator Architecture for Acquisition Stage in GPS.

, , , and . ReConFig, page 412-417. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Reconfigurable architecture based on FPGA for OFDM transmitter., , and . LATINCOM, page 1-6. IEEE, (2015)Full-Hardware Architectures for Data-Dependent Superimposed Training Channel Estimation., , , , and . J. Signal Process. Syst., 70 (2): 105-123 (2013)Full-hardware architectures for data-dependent superimposed training channel estimation., , , and . SiPS, page 49-54. IEEE, (2011)A resource efficient symbol synchronizer implementation for the IEEE 802.11 protocol., , , , and . LASCAS, page 1-4. IEEE, (2018)Architecture Based on Array Processors for Data-Dependent Superimposed Training Channel Estimation., , , and . ReConFig, page 303-308. IEEE Computer Society, (2011)A Hardware-Efficient Frequency Domain Correlator Architecture for Acquisition Stage in GPS., , , and . ReConFig, page 412-417. IEEE Computer Society, (2010)A SDR architecture based on FPGA for multi-standard transmitter., , , and . GlobalSIP, page 1266-1269. IEEE, (2013)A Survey of the Graphic Alternate Method for Boolean Functions Simplification., and . CONIELECOMP, page 328-334. IEEE Computer Society, (2005)