Author of the publication

Synthesis of BIST hardware for performance testing of MCM interconnections.

, , and . ICCAD, page 69-73. ACM / IEEE Computer Society, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low Power Neural Network Accelerators Using Collaborative Weight Tuning and Shared Shift-Add optimization., , , and . MWSCAS, page 1-4. IEEE, (2022)Manufacturability of Mixed Signal Systems., and . VLSI Design, page 608. IEEE Computer Society, (1999)A Survey of Test Techniques for MCM Substrates., , and . J. Electron. Test., 10 (1-2): 27-38 (1997)Accurate Linear Model for SET Critical Charge Estimation., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (8): 1161-1166 (2009)Device-Circuit Optimization for Minimal Energy and Power Consumption in CMOS Random Logic Networks., , and . DAC, page 403-408. ACM Press, (1997)Fault modeling and fault sampling for isolating faults in analog and mixed-signal circuits., and . ISCAS (2), page 444-447. IEEE, (1999)Rapid prototyping using high density interconnects., , , , and . EURO-DAC, page 439-443. IEEE Computer Society, (1990)Efficient cross-layer concurrent error detection in nonlinear control systems using mapped predictive check states., , and . ITC, page 1-10. IEEE, (2016)Mixed Signal Design Validation Using Reinforcement Learning Guided Stimulus Generation for Behavior Discovery., , and . VTS, page 1-6. IEEE, (2019)Yield Recovery of RF Transceiver Systems Using Iterative Tuning-Driven Power-Conscious Performance Optimization., , , , and . IEEE Des. Test, 32 (1): 61-69 (2015)