( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A sub-mW MPEG-4 motion estimation processor core for mobile video application.

, , , , , и . ASP-DAC, стр. 527-528. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Junichi Nonaka

Junichi Suzuki

Junichi Kumada

Junichi Yoshida

 

Другие публикации лиц с тем же именем

Size-adaptive hepatocellular carcinoma detection from 3D CT images based on the level set method., , , , и . Medical Imaging: Computer-Aided Diagnosis, том 8315 из SPIE Proceedings, стр. 83151P. SPIE, (2012)An ultra low power, realtime MPEG2 MP@HL motion estimation processor core with SIMD datapath architecture optimized for gradient descent search algorithm., , , , , , , , , и 3 other автор(ы). CICC, стр. 167-170. IEEE, (2002)A VGA 30-fps Realtime Optical-Flow Processor Core for Moving Picture Recognition., , , , , , , , и . IEICE Trans. Electron., 91-C (4): 457-464 (2008)False-positive reduction of liver tumor detection using ensemble learning method., , , и . Medical Imaging: Image Processing, том 8669 из SPIE Proceedings, стр. 86693B. SPIE, (2013)A sub-mW MPEG-4 motion estimation processor core for mobile video application., , , , , и . CICC, стр. 181-184. IEEE, (2003)An H.264/AVC MP@L4.1 quarter-pel motion estimation processor VLSI for real-time MBAFF encoding., , , , , , , , , и . ICECS, стр. 1179-1182. IEEE, (2008)A Power- and Area-Efficient SRAM Core Architecture with Segmentation-Free and Horizontal/Vertical Accessibility for Super-Parallel Video Processing., , , , и . IEICE Trans. Electron., 89-C (11): 1629-1636 (2006)A Power- and Area-Efficient SRAM Core Architecture for Super-Parallel Video Processing., , , , , , , и . VLSI-SoC, стр. 192-197. IEEE, (2006)Metastatic liver tumor detection from 3D CT images using a level set algorithm with liver-edge term., , , и . Medical Imaging: Image Processing, том 8314 из SPIE Proceedings, стр. 83142C. SPIE, (2012)Novel Video Memory Reduces 45% of Bitline Power Using Majority Logic and Data-Bit Reordering., , , , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 16 (6): 620-627 (2008)