( en | de | ru )

 

Disambiguation of "Chao, Wei-Min"

Author of the publication

copydeleteadd this publication to your clipboard
Interactive Content-aware Video Streaming System with Fine Granularity Scalability.

, , , and . VLSI Signal Processing, 44 (1-2): 117-134 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chang-min Chao

Chang-min Chao

Min-Shu Chao

Wei-Chao Lin

Chao-Huang Wei

 

Other publications of authors with the same name

Texture coder design of MPEG4 video by using interleaving schedule., , and . ICME (2), page 157-160. IEEE Computer Society, (2002)0-7803-7304-9.Computationally controllable integer, half, and quarter-pel motion estimator for MPEG-4 Advanced Simple Profile., , , , and . ISCAS (2), page 788-791. IEEE, (2003)Platform architecture design for MEG-4 video coding., , , and . ICIP (3), page 93-96. IEEE, (2003)A 5mW MPEG4 SP encoder with 2D bandwidth-sharing motion estimation for mobile applications., , , , , , , and . ISSCC, page 1626-1635. IEEE, (2006)A fast and high subjective quality sprite generation algorithm with frame skipping and multiple sprites techniques., , , , , and . ICIP (1), page 193-196. IEEE, (2002)An Efficient Embedded Bitstream Parsing Processor for MPEG-4 Video Decoding System., , , and . VLSI Signal Processing, 41 (2): 183-191 (2005)Hardware-oriented optimization and block-level architecture design for MPEG-4 FGS encoder., , , and . ISCAS (2), page 784-787. IEEE, (2003)Analysis and hardware architecture for global motion estimation in MPEG-4 Advanced Simple Profile., , , , and . ISCAS (2), page 720-723. IEEE, (2003)Hardware architecture for global motion estimation for MPEG-4 Advanced Simple Profile., , , , and . ISCAS (2), page 301-304. IEEE, (2004)Platform-Based MPEG-4 SOC Design for Video Communications., , , and . VLSI Signal Processing, 42 (1): 7-19 (2006)