( en | de | ru )

 

Disambiguation of "Fakhraie, Seid Mehdi"

Author of the publication

copydeleteadd this publication to your clipboard
FPGA implementation of genetic algorithm for dynamic filter-bank-based multicarrier systems.

, , and . DTIS, page 72-77. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

David Seid

Malika Mehdi

Ahmad Mehdizadeh

Majid Mehdikhani

Arash Mehdiani

 

Other publications of authors with the same name

Digital Network Echo Cancellation Using Genetic Algorithm and Combined GA-LMS Method., and . APCCAS, page 1822-1825. IEEE, (2006)Reliability-aware cross-layer custom instruction screening., , , and . DDECS, page 258-262. IEEE Computer Society, (2013)Kalman-filtering timing recovery scheme for orthogonal frequency domain multiplexing (OFDM) systems., , , , , , and . ICASSP, page 2681-2684. IEEE, (2000)A New Search Space Reduction Technique for Acquisition of UWB Signals in Multipath Channels., and . VTC Spring, page 1559-1563. IEEE, (2007)Implementation of a high-speed low-power 32-bit adder in 70nm technology., and . ISCAS, IEEE, (2006)An efficient BIST method for testing of embedded SRAMs., , and . ISCAS (5), page 73-76. IEEE, (2001)A rail-to-rail, constant-Gm, 1-volt CMOS opamp., , and . ISCAS, page 669-672. IEEE, (2000)Scalable Architecture for on-Chip Neural Network Training using Swarm Intelligence., , and . DATE, page 1340-1345. ACM, (2008)Dynamic voltage and frequency management based on variable update intervals for frequency setting., , , , , and . ICCAD, page 755-760. ACM, (2006)Tertiary-Tree 12-GHz 32-bit Adder in 65nm Technology., , and . ISCAS, page 3006-3009. IEEE, (2007)