( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Exploiting absolute arithmetic for power-efficient sum of absolute differences.

, , , , , , и . ICECS, стр. 522-525. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Paulo Cesar Abreu

Carla Abreu-Ellis

David Abreu

Marcelo Gama Abreu

Pedro Abreu

 

Другие публикации лиц с тем же именем

Using adder and subtractor compressors to sum of absolute transformed differences architecture for low-power video encoding., , , , , , , и . ICECS, стр. 490-493. IEEE, (2017)Exploiting Partial Distortion Elimination in the Sum of Absolute Differences for Energy-Efficient HEVC Integer Motion Estimation., , , , , , и . SBCCI, стр. 1-6. IEEE, (2018)Power-Efficient Sum of Absolute Differences Hardware Architecture Using Adder Compressors for Integer Motion Estimation Design., , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (12): 3126-3137 (2017)Quality and Complexity Assessment of Learning-Based Image Compression Solutions., , , и . ICIP, стр. 599-603. IEEE, (2021)Exploiting absolute arithmetic for power-efficient sum of absolute differences., , , , , , и . ICECS, стр. 522-525. IEEE, (2017)A Design Framework for Neural Network Architecture Exploration., , , и . LASCAS, стр. 1-5. IEEE, (2024)Low-Power HEVC 8-point 2-D Discrete Cosine Transform Hardware Using Adder Compressors., , , , , , и . NEWCAS, стр. 309-312. IEEE, (2018)Exploring Motion Vector Cost with Partial Distortion Elimination in Sum of Absolute Differences for HEVC Integer Motion Estimation., , , , , , и . NEWCAS, стр. 1-4. IEEE, (2019)Improved Approximate Multipliers for Single-Precision Floating-Point Hardware Design., , , , , и . LASCAS, стр. 1-4. IEEE, (2022)HEVC Interpolation Filter Architecture Using Hybrid Encoding Arithmetic Operators., , , , , и . MWSCAS, стр. 331-334. IEEE, (2019)