Author of the publication

VLSI thermal placement issues: A cooperative game theory based approach.

, , and . ISED, page 106-111. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Fault-tolerant Quantum Implementation of 1-bit and 4-bit Comparator Circuit using Clifford+T-group., , and . ISED, page 1-6. IEEE, (2019)A thermal estimation model for 3D IC using liquid cooled microchannels and thermal TSVs., , , and . VLSI-SoC, page 122-127. IEEE, (2015)Implementing Symmetric Functions with Hierarchical Modules for Stuck-At and Path-Delay Fault Testability., , and . J. Electron. Test., 22 (2): 125-142 (2006)Binary decision diagram-based synthesis technique for improved mapping of Boolean functions inside memristive crossbar-slices., , , , , and . IET Comput. Digit. Tech., 15 (2): 112-124 (2021)Power and Delay Efficient Hardware Implementation with ATPG for Vedic Multiplier Using Urdhva Tiryagbhyam Sutra., , , , , , , and . IAIT, page 23:1-23:6. ACM, (2023)Constant Function Independent Test Set for Fault Detection in Bit Parallel Multipliers in GF(2^m)., , and . VLSI Design, page 479-484. IEEE Computer Society, (2007)A New Look Ahead Technique for Customized Testing in Digital Microfluidic Biochips., , , and . Asian Test Symposium, page 25-30. IEEE Computer Society, (2012)A layout based customized testing technique for total microfluidic operations in digital microfluidic biochips., , and . DDECS, page 122-128. IEEE Computer Society, (2014)Optimization of DC-DC Power Converter Design with Second Generation HiSIM_HV Model., , , , , , and . ISDCS, page 1-5. IEEE, (2019)C-testable S-box implementation for secure advanced encryption standard., , , and . IOLTS, page 210-211. IEEE Computer Society, (2009)