Author of the publication

Versatile FPGA-Based Functional Validation Framework for Networks-on-Chip Interconnections Designs.

, , , , , and . PARCO, volume 33 of John von Neumann Institute for Computing Series, page 769-776. Central Institute for Applied Mathematics, Jülich, Germany, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Enabling Optimal Power Generation of Flow Cell Arrays in 3D MPSoCs with On-Chip Switched Capacitor Converters., , , , , and . ISVLSI, page 18-23. IEEE, (2020)Exploration Methodology for BTI-Induced Failures on RRAM-Based Edge AI Systems., , , and . ICASSP, page 1549-1552. IEEE, (2020)A Modular Low-Complexity ECG Delineation Algorithm for Real-Time Embedded Systems., , , , and . IEEE J. Biomed. Health Informatics, 22 (2): 429-441 (2018)A Mapping-Scheduling Algorithm for Hardware Acceleration on Reconfigurable Platforms., , , , and . ACM Trans. Reconfigurable Technol. Syst., 7 (2): 9:1-9:27 (2014)Heterogeneous and Inexact: Maximizing Power Efficiency of Edge Computing Sensors for Health Monitoring Applications., , , , , and . ISCAS, page 1-5. IEEE, (2018)Systematic methodology for exploration of performance - Energy trade-offs in network applications using Dynamic Data Type refinement., , , , , , and . J. Syst. Archit., 53 (7): 417-436 (2007)HEAL-WEAR: An Ultra-Low Power Heterogeneous System for Bio-Signal Analysis., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (9): 2448-2461 (2017)Semiparametric Bayesian networks., , and . Inf. Sci., (2022)Thermal-Aware Compilation for Register Window-Based Embedded Processors., , and . IEEE Embed. Syst. Lett., 2 (4): 103-106 (2010)A methodology for embedded classification of heartbeats using random projections., , and . DATE, page 899-904. EDA Consortium San Jose, CA, USA / ACM DL, (2013)