Author of the publication

Design of a low-power fixed-point 16-bit digital signal processor using 65nm SOTB process.

, , , , , and . ICICDT, page 1-4. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 1.2-V 90-MHz Bitmap Index Creation Accelerator with 0.27-nW Standby Power on 65-nm Silicon-On-Thin-Box (SOTB) CMOS., , , , , and . ISCAS, page 1-4. IEEE, (2019)Low-resource low-latency hybrid adaptive CORDIC with floating-point precision., , , , and . IEICE Electron. Express, 12 (9): 20150258 (2015)Parallel pipelining configurable multi-port memory controller for multimedia applications., , and . ISCAS, page 2908-2911. IEEE, (2015)Random Nonlinear Variational Inequalities for Mappings of Monotone Type in Banach Spaces, and . Stochastic Analysis and Applications, 24 (3): 489--499 (2006)A Low-Power Hybrid Adaptive CORDIC., , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (4): 496-500 (2018)An efficient FPGA-based database processor for fast database analytics., , , , , , , and . ISCAS, page 1758-1761. IEEE, (2016)A real-time DSP-based hand gesture recognition system., , , and . ISSPIT, page 286-291. IEEE Computer Society, (2012)Adaptively Clock-Boosted Auto-Ranging Responsive Neurostimulator for Emerging Neuromodulation Applications., , , , , , , , , and 1 other author(s). ISSCC, page 374-376. IEEE, (2019)VLSI Design of Frequent Items Counting Using Binary Decoders Applied to 8-bit per Item Case-study., , , , and . PRIME, page 161-164. IEEE, (2018)An FPGA-Based Hardware Accelerator for Energy-Efficient Bitmap Index Creation., , , , and . CoRR, (2018)