( en | de | ru )

 

Disambiguation of "Musah, Tawfiq"

Author of the publication

copydeleteadd this publication to your clipboard
An interstage correlated double sampling technique for switched-capacitor gain stages.

, , , , and . ISCAS, page 1252-1255. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hans-Peter Musahl

Anne Fathia Musah

Tawfiq Qubbaj

Tawfiq Froukh

Husni Tawfiq

 

Other publications of authors with the same name

Design of a 79 dB 80 MHz 8X-OSR Hybrid Delta-Sigma/Pipelined ADC., , , , , , and . IEEE J. Solid State Circuits, 45 (4): 719-730 (2010)Time-Based Optical Receiver Featuring a Linear Current-to-Time Conversion with Equalization., and . MWSCAS, page 713-717. IEEE, (2023)Multi-Standard Speculative Decision Feedback Equalizer for PAMN Wireline Receiver., , and . IEEE Access, (2024)An interstage correlated double sampling technique for switched-capacitor gain stages., , , , and . ISCAS, page 1252-1255. IEEE, (2010)A 30% beyond VDD signal swing 9-ENOB pipelined ADC using a 1.2V 30dB loop-gain opamp., , , , and . A-SSCC, page 345-348. IEEE, (2011)The effect of correlated level shifting on noise performance in switched capacitor circuits., , , and . ISCAS, page 942-945. IEEE, (2012)Robust Timing Error Detection for Multilevel Baud-Rate CDR., and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (10): 3927-3939 (2022)26.4 A 25.6Gb/s differential and DDR4/GDDR5 dual-mode transmitter with digital clock calibration in 22nm CMOS., , , , , , , , , and 3 other author(s). ISSCC, page 444-445. IEEE, (2014)Pseudo-differential zero-crossing-based circuit with differential error suppression., and . ISCAS, page 1731-1734. IEEE, (2010)Hysteretic Error Extraction in Multi-Level Wireline Receivers., and . ISCAS, page 1-5. IEEE, (2021)