Author of the publication

S2D-CIM: A 22nm 128Kb Systolic Digital Compute-in-Memory Macro with Domino Data Path for Flexible Vector Operation and 2-D Weight Update in Edge AI Applications.

, , , , , , , , , , and . CICC, page 1-2. IEEE, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

18.1 A 600Gb/s DP-QAM64 Coherent Optical Transceiver Frontend with 4x105GS/s 8b ADC/DAC in 16nm CMOS., , , , , , , , , and 9 other author(s). ISSCC, page 338-340. IEEE, (2024)20.2 A 57nW Software-Defined Always-On Wake-Up Chip for IoT Devices with Asynchronous Pipelined Event-Driven Architecture and Time-Shielding Level-Crossing ADC., , , , , , and . ISSCC, page 314-316. IEEE, (2020)A 0.954nW 32kHz Crystal Oscillator in 22nm CMOS with Gm-C-Based Current Injection Control., , , , , , , and . ISSCC, page 68-69. IEEE, (2023)An Information-Aware Adaptive Data Acquisition System using Level-Crossing ADC with Signal-Dependent Full Scale and Adaptive Resolution for IoT Applications., , , , , , and . ISCAS, page 1-4. IEEE, (2023)Session 15 overview: RF PLLs: RF subcommittee., , and . ISSCC, page 244-245. IEEE, (2018)S2D-CIM: A 22nm 128Kb Systolic Digital Compute-in-Memory Macro with Domino Data Path for Flexible Vector Operation and 2-D Weight Update in Edge AI Applications., , , , , , , , , and 1 other author(s). CICC, page 1-2. IEEE, (2024)A 0.39-mm2 Stacked Standard-CMOS Humidity Sensor Using a Charge-Redistribution Correlated Level Shifting Floating Inverter Amplifier and a VCO-Based Zoom CDC., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 59 (2): 435-448 (February 2024)Single-Mode CMOS 6T-SRAM Macros With Keeper-Loading-Free Peripherals and Row-Separate Dynamic Body Bias Achieving 2.53fW/bit Leakage for AIoT Sensing Platforms., , , , , , , , , and 2 other author(s). ISSCC, page 184-186. IEEE, (2022)12.1 A 148nW General-Purpose Event-Driven Intelligent Wake-Up Chip for AIoT Devices Using Asynchronous Spike-Based Feature Extractor and Convolutional Neural Network., , , , , , , , , and . ISSCC, page 436-438. IEEE, (2021)30.2 A 22nm 0.26nW/Synapse Spike-Driven Spiking Neural Network Processing Unit Using Time-Step-First Dataflow and Sparsity-Adaptive In-Memory Computing., , , , , , , , , and 1 other author(s). ISSCC, page 484-486. IEEE, (2024)