( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Resistive memory device requirements for a neural algorithm accelerator.

, , , , , , , и . IJCNN, стр. 929-938. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sapan Bhatia

Suman Agarwal

Seema Agarwal

Swarna Agarwal

Jugalkishor Agarwal

 

Другие публикации лиц с тем же именем

Impact of Linearity and Write Noise of Analog Resistive Memory Devices in a Neural Algorithm Accelerator., , , , , , , , и . ICRC, стр. 1-10. IEEE, (2017)Resistive memory device requirements for a neural algorithm accelerator., , , , , , , и . IJCNN, стр. 929-938. IEEE, (2016)Analog Neural Network Inference Accuracy in One-Selector One-Resistor Memory Arrays., , , , , , , , и . ICRC, стр. 7-12. IEEE, (2022)An Analog Preconditioner for Solving Linear Systems., , , , , , , , и . HPCA, стр. 761-774. IEEE, (2021)ATHENA: Enabling Codesign for Next-Generation AI/ML Architectures., , , , , , , и . ICRC, стр. 13-23. IEEE, (2022)Energy efficiency limits of logic and memory., , , , , , , , , и . ICRC, стр. 1-8. IEEE Computer Society, (2016)TCAM-SSD: A Framework for Search-Based Computing in Solid-State Drives., , , , , , и . CoRR, (2024)On the Accuracy of Analog Neural Network Inference Accelerators., , , , , , , и . CoRR, (2021)TID Response of an Analog In-Memory Neural Network Accelerator., , , , , , , , , и 1 other автор(ы). IRPS, стр. 1-6. IEEE, (2023)Device-aware inference operations in SONOS nonvolatile memory arrays., , , , , , , , , и 3 other автор(ы). IRPS, стр. 1-6. IEEE, (2020)