( en | de | ru )

 

Disambiguation of "Baganne, Adel"

Author of the publication

copydeleteadd this publication to your clipboard
MIC@R : A Generic Low Latency Router for On-Chip Networks.

, , and . ICECS, page 999-1002. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Adel Youssef

Adel Sattaf

Adel Sidarus

Jörg Adel

Adel Mahmod

 

Other publications of authors with the same name

A new approach for encryption system based on block cipher algorithms and logistic function., , , and . SSD, page 1-5. IEEE, (2015)Performance evaluation and design considerations of lightweight block cipher for low-cost embedded devices., , , , , and . AICCSA, page 1-7. IEEE Computer Society, (2016)A design methodology for IP integration., , and . ISCAS (4), page 711-714. IEEE, (2002)MIC@R : A Generic Low Latency Router for On-Chip Networks., , and . ICECS, page 999-1002. IEEE, (2007)IP cores integration in DSP System-on-chip designs., , and . EUSIPCO, page 1-4. IEEE, (2002)Efficient Hybrid Encryption System Based on Block Cipher and Chaos Generator., , , , , and . CIT, page 375-382. IEEE Computer Society, (2016)Communication and Timing Constraints Analysis for IP Design and Integration., , and . VLSI-SOC, page 38-43. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)A formal method for hardware IP design and integration under I/O and timing constraints., , , , and . ACM Trans. Embed. Comput. Syst., 5 (1): 29-53 (2006)A design methodology for integrating IP into SOC systems., , and . CICC, page 307-310. IEEE, (2002)Low Power Design of an Acoustic Echo Canceller Gmdf a Algorithm on Dedicated VLSI Architectures., , , and . Great Lakes Symposium on VLSI, page 334-335. IEEE Computer Society, (1999)