( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Space-time codes with bit interleaving.

, , , , , и . GLOBECOM, стр. 1088-1092. IEEE, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Victor Hocevar

Dale Adams

Aklilu Dalelo

Dale Rubbra

Dale Pearson

 

Другие публикации лиц с тем же именем

600 MHz DSP for baseband processing in 3G base stations., , , , и . CICC, стр. 393-396. IEEE, (2002)Improving performance of a space-time turbo code in a Rayleigh fading channel., , , и . VTC Fall, стр. 3-7. IEEE, (2001)Space-time codes with bit interleaving., , , , , и . GLOBECOM, стр. 1088-1092. IEEE, (2001)A Study of Variance Reduction Techniques for Estimating Circuit Yields., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2 (3): 180-192 (1983)Top-Down Design Using Cycle Based Simulation: an MPEG A/V Decoder Example., , , и . Great Lakes Symposium on VLSI, стр. 400-. IEEE Computer Society, (1998)A Usable Circuit Optimizer for Designers., , , , , и . ICCAD, стр. 290-293. IEEE Computer Society, (1990)SPIDER -- A CAD System for Modeling VLSI Metallization Patterns., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 6 (6): 1023-1031 (1987)Parametric yield optimization for MOS circuit blocks., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 7 (6): 645-658 (1988)An Integrated and Efficient Approach for MOS VLSI Statistical Circuit Design., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 5 (1): 5-14 (1986)An Extrapolated Yield Approximation Technique for Use in Yield Maximization., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 3 (4): 279-287 (1984)