( en | de | ru )

 

Disambiguation of "Nakashima, Yasuhiko"

Author of the publication

copydeleteadd this publication to your clipboard
A high-speed dynamic instruction scheduling scheme for superscalar processors.

, , , , , and . MICRO, page 225-236. ACM/IEEE Computer Society, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yasuhiko Sakuma

Yasuhiko Sakuma

Yasuhiko Suzuki

 

Other publications of authors with the same name

A hybrid model of speculative execution and scout threading for auto-memoization processor., , , , , and . SoC, page 22-28. IEEE, (2011)ASIC design of a low-complexity K-best Viterbi decoder for IoT applications., , and . APCCAS, page 396-399. IEEE, (2016)A Compact and Accuracy-Reconfigurable Univariate RBF Kernel Based on Stochastic Logic., , , and . ISCAS, page 1-5. IEEE, (2020)A Stochastic Coding Method of EEG Signals for Sleep Stage Classification., , , , , , , , , and . SOCC, page 1-6. IEEE, (2022)Bayes without Bayesian Learning for Resisting Adversarial Attacks., , and . CANDAR, page 221-227. IEEE, (2020)Sensitivity Analysis of Memory Bandwidth on Column-superposed Versatile Linear CGRA., , and . NEWCAS, page 1-5. IEEE, (2023)An Ultra-Compact Calculation Unit with Temporal-Spatial Re-configurability., , , and . NEWCAS, page 1-5. IEEE, (2023)Compact Message Permutation for a Fully Pipelined BLAKE-256/512 Accelerator., , , and . IEEE Access, (2022)An Instruction Decomposition Method for Reconfigurable Decoders., , and . IWIA, page 39-47. IEEE, (2010)A programmable analog calculation unit for vector computations., , , and . COOL CHIPS, page 1-3. IEEE Computer Society, (2018)