( en | de | ru )

 

Disambiguation of "Wang, Chua-Chin"

Author of the publication

copydeleteadd this publication to your clipboard
Wide Lock-in Range CDR with Modified DQFD and Coarse-fine Tuning Technique.

, , and . ICICDT, page 61-64. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wang- Chin Kim

Chin-hsien Wang

Stephanie Chua

Siewteen Chua

Modesto Chua

 

Other publications of authors with the same name

74-dBc SFDR 71-MHz Four-Stage Pipeline ROM-Less DDFS Using Factorized Second-Order Parabolic Equations., , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (10): 2464-2468 (2019)0.9 V to 5 V Bidirectional Mixed-Voltage I/O Buffer With an ESD Protection Output Stage., , and . IEEE Trans. Circuits Syst. II Express Briefs, 57-II (8): 612-616 (2010)Analysis of Calibrated On-Chip Temperature Sensor With Process Compensation for HV Chips., , and . IEEE Trans. Circuits Syst. II Express Briefs, 62-II (3): 217-221 (2015)Noninvasive Control of the Power Transferred to an Implanted Device by an Ultrasonic Transcutaneous Energy Transfer Link., , , and . IEEE Trans. Biomed. Eng., 61 (4): 995-1004 (2014)A 2xVDD digital output buffer with gate driving stability and non-overlapping signaling control for slew-rate auto-adjustment using 16-nm FinFET CMOS process., , , , , , , and . Integr., (May 2023)A delay-based transceiver with over-current protection for ECU nodes in automobile FlexRay systems., , , and . ICCE, page 610-611. IEEE, (2013)A 48-dB dynamic gain range/stage linear-in-dB low power Variable Gain Amplifier for direct-conversion receivers., and . ISOCC, page 182-1. IEEE, (2011)Power-saving nano-scale DRAMs with an adaptive refreshing clock generator., , , and . ISCAS, page 612-615. IEEE, (2008)A Drive Circuit for Piezoelectric Devices with Low Harmonics Content., , and . ISCAS, page 1093-1096. IEEE, (2009)A 4-Kb low power 4-T SRAM design with negative word-line gate drive., , and . ISCAS, IEEE, (2006)