From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A front-end circuit with active spike and LFP separation via a switched capacitor filter structure for neural recording applications., и . ISCAS, стр. 2231-2234. IEEE, (2012)Digitally-switched resonators for bandpass integrated transmission line ΣΔ modulators., , , , и . ISCAS, стр. 297-300. IEEE, (2012)A new class of integrated CMOS rectifiers with improved PVT-compensated efficiency., и . ISCAS, стр. 2259-2262. IEEE, (2012)A Continuous-Time Hexagonal Field-Programmable Analog Array in 0.13μm CMOS with 186MHz GBW., , , , и . ISSCC, стр. 70-71. IEEE, (2008)Exploiting Weak PUFs From Data Converter Nonlinearity - E.g., A Multibit CT ΔΣ Modulator., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (7): 994-1004 (2016)Study of Compressed Sensing and Predictor Techniques for the Compression of Neural Signals under the Influence of Noise., и . EMBC, стр. 1102-1105. IEEE, (2018)A 232-Channel Epiretinal Stimulator ASIC., , , и . IEEE J. Solid State Circuits, 42 (12): 2946-2959 (2007)A 0.4-V Gm-C Proportional-Integrator-Based Continuous-Time ΔΣ Modulator With 50-kHz BW and 74.4-dB SNDR., , , , , и . IEEE J. Solid State Circuits, 53 (11): 3256-3267 (2018)A 0.9-V DAC-Calibration-Free Continuous-Time Incremental Delta-Sigma Modulator Achieving 97-dB SFDR at 2 MS/s in 28-nm CMOS., , , , , и . IEEE J. Solid State Circuits, 57 (11): 3407-3417 (2022)Design issues and performance limitations of a clock jitter insensitive multibit DAC architecture for high-performance low-power CT Sigma Delta modulators., , и . ISCAS (1), стр. 1076-1079. IEEE, (2004)