Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 0.4mW/Gb/s 16Gb/s near-ground receiver front-end with replica transconductance termination calibration., , , , , , , , , and 1 other author(s). ISSCC, page 132-134. IEEE, (2012)Analog Multi-Tone Signaling for High-Speed Backplane Electrical Links., , , and . GLOBECOM, IEEE, (2006)Time-Variant Characterization and Compensation of Wideband Circuits., , , and . CICC, page 487-490. IEEE, (2007)A 4.1pJ/b 16Gb/s coded differential bidirectional parallel electrical link., , , , , , , , and . ISSCC, page 138-140. IEEE, (2012)A 0.94mW/Gb/s 22Gb/s 2-tap partial-response DFE receiver in 40nm LP CMOS., , and . ISSCC, page 42-43. IEEE, (2013)A new technique for characterization of digital-to-analog converters in high-speed systems., , , , and . DATE, page 433-438. EDA Consortium, San Jose, CA, USA, (2007)An output structure for a bi-modal 6.4-Gbps GDDR5 and 2.4-Gbps DDR3 compatible memory interface., , , , , and . CICC, page 1-4. IEEE, (2011)Optimal linear precoding with theoretical and practical data rates in high-speed serial-link backplane communication., , and . ICC, page 2799-2806. IEEE, (2004)Power-efficient I/O design considerations for high-bandwidth applications., , , , , , , , and . CICC, page 1-8. IEEE, (2011)Baud rate pattern-adaptable dual loop clock recovery for high speed serial links., , and . ACSCC, page 43-48. IEEE, (2021)