( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
PRAD: A Bayesian Optimization-based DSE Framework for Parameterized Reconfigurable Architecture Design.

, , , , , , , и . FCCM, стр. 226. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yunhui Hou

Yunhui Wang

Xiuhui Qiu

Xueping Qiu

Tiequn Qiu

 

Другие публикации лиц с тем же именем

An Automatic Optimization Method of Combinational Logic Loops in CGRA., , , и . ASICON, стр. 1-4. IEEE, (2023)High Throughput and Low Latency Multi-Version Management Key-Value Storage Accelerator., , , , и . FPT, стр. 290-291. IEEE, (2020)A High-performance Open-channel Open-way NAND Flash Controller Architecture., , и . FPL, стр. 91-98. IEEE, (2021)PRAD: A Bayesian Optimization-based DSE Framework for Parameterized Reconfigurable Architecture Design., , , , , , , и . FCCM, стр. 226. IEEE, (2023)TRAM: An Open-Source Template-based Reconfigurable Architecture Modeling Framework., , , , и . FPL, стр. 61-69. IEEE, (2022)E2-ACE: An Energy-Efficient Reconfigurable Crypto-Accelerator with Agile End-to-End Toolchain., , , , , и . ICFPT, стр. 296-297. IEEE, (2023)An Agile Deploying Approach for Large-Scale Workloads on CGRA-CPU Architecture., , , , , , и . DATE, стр. 1-6. IEEE, (2024)A Low-Latency Multi-Version Key-Value Store Using B-Tree on an FPGA-CPU Platform., , , , , , , , , и 1 other автор(ы). FPL, стр. 321-325. IEEE, (2019)High-Throughput and Low-Latency Distributed Management Proxy for Key-Value Store Over 100Gbps Ethernet on FPGA., , , и . FPT, стр. 224-230. IEEE, (2019)UPTRA: An Ultra-Parameterized Temporal CGRA Modeling and Optimization., , , , , и . FCCM, стр. 208. IEEE, (2023)