( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Evaluation of Some Exponential Random Number Generators Implemented by FPGA.

, , и . Parallel and Distributed Computing and Networks, стр. 578-583. IASTED/ACTA Press, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Somayeh Taheri

Somayeh Abdi

Somayeh Haidary

Somayeh Mohammad-Khani

 

Другие публикации лиц с тем же именем

Power and area efficient CORDIC-Based DCT using direct realization of decomposed matrix., , и . Microelectron. J., (2019)Optimized Parity-Based Error Detection and Correction Methods for Residue Number System., , и . Journal of Circuits, Systems, and Computers, 28 (1): 1950002:1-1950002:15 (2019)Low-power DCT-based compressor for wireless capsule endoscopy., и . Signal Process. Image Commun., (2017)Evaluation of Some Exponential Random Number Generators Implemented by FPGA., , и . Parallel and Distributed Computing and Networks, стр. 578-583. IASTED/ACTA Press, (2005)Arithmetic Circuits of Redundant SUT-RNS., и . IEEE Trans. Instrumentation and Measurement, 58 (9): 2959-2968 (2009)High-speed Binary Signed-Digit RNS adder with posibit and negabit encoding., , , и . VLSI-SoC, стр. 58-59. IEEE, (2013)Ultra-low voltage standard cell libraries: Design strategies and a case study., и . ICECS, стр. 520-523. IEEE, (2016)Maximally Redundant High-Radix Signed-Digit Adder: New Algorithm and Implementation., , и . ISVLSI, стр. 97-102. IEEE Computer Society, (2009)A novel low-power full-adder cell for low voltage., , , , и . Integr., 42 (4): 457-467 (2009)Efficient Approximate Multiplier Based on a New 1-Gate Approximate Compressor., и . Circuits Syst. Signal Process., 41 (5): 2699-2718 (2022)