( en | de | ru )

 

Disambiguation of "Chakraborty, Indranil"

Author of the publication

copydeleteadd this publication to your clipboard
Brain-Inspired Computing: Adventure from Beyond CMOS Technologies to Beyond von Neumann Architectures ICCAD Special Session Paper.

, , , , , , , , , and . ICCAD, page 1-9. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Indranil Roy

Indranil Chatterjee

Indranil Chatterjee

Indranil Ganguli

Sourav Chakraborty

 

Other publications of authors with the same name

Bundle and separate sales in auctions with entry.. Games Econ. Behav., 54 (1): 31-46 (2006)NAX: Co-Designing Neural Network and Hardware Architecture for Memristive Xbar based Computing Systems., , , and . CoRR, (2021)A 93 TOPS/Watt Near-Memory Reconfigurable SAD Accelerator for HEVC/AV1/JEM Encoding., , , , , , , , and . DATE, page 1400-1403. IEEE, (2021)Design Space and Memory Technology Co-Exploration for In-Memory Computing Based Machine Learning Accelerators., , , and . ICCAD, page 91:1-91:9. ACM, (2022)Auctions with endogenous entry, and . Economics Letters, 72 (2): 195--200 (August 2001)Examining Effects of Cognitive Style on Technology Acceptance Decisions., , and . PACIS, page 44. AISeL, (2005)8T SRAM Cell as a Multi-bit Dot Product Engine for Beyond von-Neumann Computing., , , and . CoRR, (2018)Towards ADC-Less Compute-In-Memory Accelerators for Energy Efficient Deep Learning., , and . DATE, page 624-627. IEEE, (2022)Circuits and Architectures for In-Memory Computing-Based Machine Learning Accelerators., , , , and . IEEE Micro, 40 (6): 8-22 (2020)Design Tools for Resistive Crossbar based Machine Learning Accelerators., , , , , , and . AICAS, page 1-4. IEEE, (2021)