Author of the publication

Logic synthesis for manufacturability considering regularity and lithography printability.

, , , , , and . ISVLSI, page 230-235. IEEE Computer Socity, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Practical Evaluation of the Influence of Input Devices on Playability., and . HCI (3), volume 9733 of Lecture Notes in Computer Science, page 385-395. Springer, (2016)Parallel culling and sorting based on adaptive static balancing., and . Comput. Entertain., 7 (4): 59:1-59:13 (2009)Boolean Decomposition for AIG Optimization., and . ACM Great Lakes Symposium on VLSI, page 143-148. ACM, (2017)Logic decomposition and adaptive clocking for the optimization of digital circuits.. Polytechnic University of Catalonia, Spain, (2019)Fair Team Recommendations for Multidisciplinary Projects., and . WI, page 293-297. ACM, (2019)KL-cut based digital circuit remapping., , , , and . NORCHIP, page 1-4. IEEE, (2012)Iterative remapping respecting timing constraints., , , , and . ISVLSI, page 236-241. IEEE Computer Socity, (2013)Evoluindo uma aplicação para Cidades Inteligentes através de Avaliação de Métricas de Qualidade e Usabilidade., , , , , , , , , and . Braz. J. Inf. Syst., 13 (3): 55-81 (2020)Logic synthesis for manufacturability considering regularity and lithography printability., , , , , and . ISVLSI, page 230-235. IEEE Computer Socity, (2013)Voltage Noise Analysis with Ring Oscillator Clocks., , and . ISVLSI, page 1-6. IEEE Computer Society, (2017)