( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 7-bit 1.5-GS/s time-interleaved SAR ADC with dynamic track-and-hold amplifier.

, , , и . A-SSCC, стр. 293-296. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

No persons found for author name Matsuno, Junya
add a person with the name Matsuno, Junya
 

Другие публикации лиц с тем же именем

A 3-GS/s 5-bit Flash ADC with wideband input buffer amplifier., , , и . VLSI-DAT, стр. 1-4. IEEE, (2013)30.4 A 1Tb 3b/Cell 3D-Flash Memory in a 170+ Word-Line-Layer Technology., , , , , , , , , и 49 other автор(ы). ISSCC, стр. 428-430. IEEE, (2021)20.4 A fully integrated single-chip 60GHz CMOS transceiver with scalable power consumption for proximity wireless communication., , , , , , , , , и 10 other автор(ы). ISSCC, стр. 348-349. IEEE, (2014)A 7-bit 1.5-GS/s time-interleaved SAR ADC with dynamic track-and-hold amplifier., , , и . A-SSCC, стр. 293-296. IEEE, (2011)Regrasping Behavior Generation for Rectangular Solid Object., , и . ICRA, стр. 3567-3572. IEEE, (2000)A Wide Bandwidth Analog Baseband Circuit for 60-GHz Proximity Wireless Communication Receiver in 65-nm CMOS., , , , , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 98-A (2): 492-499 (2015)Regrasping behavior and object transition generated by EP., , и . CEC, стр. 746-752. IEEE, (2000)All-digital background calibration for time-interleaved ADC using pseudo aliasing signal., , , и . ISCAS, стр. 1050-1053. IEEE, (2012)