( en | de | ru )

 

Disambiguation of "Shukla, Sandeep K."

Author of the publication

copydeleteadd this publication to your clipboard
Formal verification - prove it or pitch it.

, , , , , , , , and . DAC, page 710-711. ACM, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sandeep Sadanandan

Sandeep Kumar

Sandeep Nambiar

Anjali Shukla

Sandeep Ameta

 

Other publications of authors with the same name

APECS code synthesis: Extending ocarina for multi-threaded code synthesis from AADL models for Safety Critical applications., and . ICNSC, page 36-41. IEEE, (2014)Hardware optimizations for crypto implementations (Invited paper)., and . VDAT, page 1-6. IEEE, (2016)Model-driven Validation of SystemC Designs., and . DAC, page 29-34. IEEE, (2007)Compiling polychronous programs into conditional partial orders for ASIP synthesis., and . FormaliSE, page 38-44. ACM, (2014)The challenge of interoperability: model-based integration for automotive control software., , , , and . DAC, page 58:1-58:6. ACM, (2015)From Text to MITRE Techniques: Exploring the Malicious Use of Large Language Models for Generating Cyber Attack Payloads., , , and . CoRR, (2023)High Level Modeling and Validation Methodologies for Embedded Systems: Bridging the Productivity Gap., , , and . VLSI Design, page 9-14. IEEE Computer Society, (2003)Polychrony for Formal Refinement-Checking in a System-Level Design Methodology., , , , and . ACSD, page 9-19. IEEE Computer Society, (2003)EmCodeSyn: A visual framework for multi-rate data flow specifications and code synthesis for embedded applications., , , and . FDL, page 1-6. IEEE, (2009)A Metamodeling based Framework for Architectural Modeling and Simulator Generation., , and . FDL, page 210-218. ECSI, (2007)