( en | de | ru )

 

Disambiguation of "Jayasena, Nuwan"

Author of the publication

copydeleteadd this publication to your clipboard
Stream Register Files with Indexed Access.

, , , and . HPCA, page 60-72. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Jayasena, Nuwan
add a person with the name Jayasena, Nuwan
 

Other publications of authors with the same name

DVFS Space Exploration in Power Constrained Processing-in-Memory Systems., , , and . ARCS, volume 10172 of Lecture Notes in Computer Science, page 221-233. Springer, (2017)Computation vs. Communication Scaling for Future Transformers on Future Hardware., , , , and . CoRR, (2023)MemPod: A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-level Memories., , , , and . HPCA, page 433-444. IEEE Computer Society, (2017)Smart Memories: a modular reconfigurable architecture., , , , , and . ISCA, page 161-171. IEEE Computer Society, (2000)T3: Transparent Tracking & Triggering for Fine-grained Overlap of Compute & Collectives., , , , and . ASPLOS (2), page 1146-1164. ACM, (2024)Horton Tables: Fast Hash Tables for In-Memory Data-Intensive Computing., , , , and . USENIX ATC, page 281-294. USENIX Association, (2016)Managing DRAM Latency Divergence in Irregular GPGPU Applications., , , , and . SC, page 128-139. IEEE Computer Society, (2014)Fine-Grained Task Migration for Graph Algorithms Using Processing in Memory., , , and . IPDPS Workshops, page 489-498. IEEE Computer Society, (2016)Stream Register Files with Indexed Access., , , and . HPCA, page 60-72. IEEE Computer Society, (2004)Co-ML: a case for <u>co</u>llaborative <u>ML</u> acceleration using near-data processing., , and . MEMSYS, page 506-517. ACM, (2019)