( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Fully automated PLL compiler generating final GDS from specification.

, и . ISQED, стр. 437-442. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Toru Nomura

Toru Matsuyama

Toru Kashima

Richard Heinrich Torunsky

Ahmet Refah Torun

 

Другие публикации лиц с тем же именем

A Synthesizable Digital Low-Dropout Regulator Based on Voltage-to-Time Conversion., , , и . VLSI-SoC, стр. 55-58. IEEE, (2018)All-digital PMOS and NMOS process variability monitor utilizing buffer ring with pulse counter., , , , и . ASP-DAC, стр. 79-80. IEEE, (2011)One week TAT of 0.8μm CMOS gate array with analog elements for educational exercise., , , и . EWME, стр. 1-3. IEEE, (2016)Fully automated PLL compiler generating final GDS from specification., и . ISQED, стр. 437-442. IEEE, (2016)Cascaded Time Difference Amplifier with Differential Logic Delay Cell., , , , и . IEICE Trans. Electron., 94-C (4): 654-662 (2011)Density Aware Cell Library Design for Design-Technology Co-Optimization., и . ISQED, стр. 1. IEEE, (2022)SAT-based ATPG testing of inter- and intra-gate bridging faults., , , , , и . ECCTD, стр. 643-646. IEEE, (2009)Impact of All-Digital PLL on SoC Testing., , и . Asian Test Symposium, стр. 252-257. IEEE Computer Society, (2012)Power integrity control of ATE for emulating power supply fluctuations on customer environment., , , , , и . ITC, стр. 1-10. IEEE Computer Society, (2012)Optimal Design Method of Sub-Ranging ADC Based on Stochastic Comparator., , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 101-A (2): 410-424 (2018)