( en | de | ru )

 

Disambiguation of "Desnos, Karol"

Author of the publication

copydeleteadd this publication to your clipboard
Dataflow-Functional High-Level Synthesis for Coarse-Grained Reconfigurable Accelerators.

, , , , , , , and . IEEE Embed. Syst. Lett., 11 (3): 69-72 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Helga Karolewski

August Karolus

Martin Karollus

Lásló Károlyi

Richard Karoli

 

Other publications of authors with the same name

A Distributed Framework for Low-Latency OpenVX over the RDMA NoC of a Clustered Manycore., , , and . HPEC, page 1-7. IEEE, (2018)Gegelati: Lightweight Artificial Intelligence through Generic and Evolvable Tangled Program Graphs., , , , and . CoRR, (2020)Expert training: Enhancing AI resilience to image coding artifacts., , , and . Image Processing: Algorithms and Systems, page 1-6. Society for Imaging Science and Technology, (2022)Automated Clustering and Pipelining of Dataflow Actors for Controlled Scheduling Complexity., , , and . EUSIPCO, page 1698-1702. IEEE, (2023)Modeling Nested for Loops with Explicit Parallelism in Synchronous DataFlow Graphs., , , and . SAMOS, volume 11733 of Lecture Notes in Computer Science, page 269-280. Springer, (2019)Automatic instrumentation of dataflow applications using PAPI., , , , , , and . CF, page 232-235. ACM, (2018)Energy-Efficient Actor Execution for SDF Application on Heterogeneous Architectures., , and . PDP, page 486-493. IEEE Computer Society, (2018)Hierarchical Dataflow Model for efficient programming of clustered manycore processors., , , and . ASAP, page 137-142. IEEE Computer Society, (2017)Accuracy Evaluation Based on Simulation for Finite Precision Systems Using Inferential Statistics., , and . ICASSP, page 1508-1512. IEEE, (2019)Analysis of a heterogeneous multi-core, multi-hw-accelerator-based system designed using PREESM and SDSoC., , , , and . ReCoSoC, page 1-7. IEEE, (2017)