( en | de | ru )

 

Disambiguation of "Zhang, Han"

Author of the publication

copydeleteadd this publication to your clipboard
Improving GANs Using Optimal Transport.

, , , and . ICLR (Poster), OpenReview.net, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ruo-han Zhang

Zhang Zhang

Muxin Han

Luyang Han

Mei Han

 

Other publications of authors with the same name

Throughput optimization for wireless energy transfer in massive MIMO systems: A superimposed pilot aided approach., , and . PIMRC, page 547-552. IEEE, (2015)Design and Implementation of Agricultural Meteorological Service Platform of Zhejiang Province Based on WebGIS* Sponsored by Zhejiang science and technology plan project (2015C02048, 2015C33055), "12th Five-Year" National Science and technology support program topic (2012BAD20B02), China Meteorological Administration climate change special issue (CCSF201427)., , , , , , and . Agro-Geoinformatics, page 1-5. IEEE, (2018)The Dynamics of the Electronic Market: An Evolutionary Game Approach., , and . Inf. Syst. Frontiers, 2 (1): 31-40 (2000)Automatic Modulation Classification with Gaussian Distributed Frequency Offset., , , , and . ICCC, page 273-277. IEEE, (2018)ReMixMatch: Semi-Supervised Learning with Distribution Alignment and Augmentation Anchoring, , , , , , and . (2019)cite arxiv:1911.09785.User pairing algorithm with SIC in non-orthogonal multiple access system., , , and . ICC, page 1-6. IEEE, (2016)Decision-Making for Intrusion Response: Which, Where, in What Order, and How Long?, , , , , , and . ICC, page 1-6. IEEE, (2020)Consistency Regularization for Generative Adversarial Networks., , , and . ICLR, OpenReview.net, (2020)Resting-state functional MRI studies on infant brains: A decade of gap-filling efforts., , and . NeuroImage, (2019)SRAM- and STT-RAM-based hybrid, shared last-level cache for on-chip CPU-GPU heterogeneous architectures., , , , , , , and . J. Supercomput., 74 (7): 3388-3414 (2018)