( en | de | ru )

 

Disambiguation of "Hu, Ming-Zeng"

Author of the publication

copydeleteadd this publication to your clipboard
An Efficient VLSI Architecture for MC Interpolation in AVC Video Coding.

, , , and . ESA/VLSI, page 564-568. CSREA Press, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Can-Ming Hu

Can-Ming Hu

Can-Ming Hu

Can-Ming Hu

Yan Zeng

 

Other publications of authors with the same name

Authoritative Server's Impact on Domain Name System's Performance and Security., , , and . ICIC (2), volume 4114 of Lecture Notes in Computer Science, page 536-544. Springer, (2006)Stateful Inspection Firewall Session Table Processing., , and . ITCC (2), page 615-620. IEEE Computer Society, (2005)isbn: 0-7695-2315-3.An Efficient VLSI Architecture of the Sample Interpolation for MPEG-4 Advanced Simple Profile., , and . PCM (3), volume 3333 of Lecture Notes in Computer Science, page 639-646. Springer, (2004)HITKMS: A Knowledge Base Machine System Supporting Cooperative Expert-System and Experimential Learning., , , and . DS-3, page 193-203. North-Holland, (1988)An Efficient VLSI Architecture for MC Interpolation in AVC Video Coding., , , and . ESA/VLSI, page 564-568. CSREA Press, (2004)An Efficient VLSI Implementation for MC Interpolation of AVS Standard., , , and . PCM (3), volume 3333 of Lecture Notes in Computer Science, page 200-206. Springer, (2004)An Image Sensor Node for Wireless Sensor Networks., , and . ITCC (2), page 739-745. IEEE Computer Society, (2005)isbn: 0-7695-2315-3.Tracking Anomalous Behaviors of Name Servers by Mining DNS Traffic., , , and . ISPA Workshops, volume 4331 of Lecture Notes in Computer Science, page 351-357. Springer, (2006)An Efficient VLSI Implementation of MC Interpolation for MPEG-4., , , and . IWSOC, page 149-152. IEEE Computer Society, (2004)Boosting SMT trace processors performance with data cache misssensitive thread scheduling mechanism., , and . Microprocess. Microsystems, 30 (5): 225-233 (2006)