( en | de | ru )

 

Disambiguation of "Watanabe, Katsumasa"

Author of the publication

copydeleteadd this publication to your clipboard
Robust Quantum Algorithms Computing OR with epsilon-Biased Oracles.

, , , and . IEICE Trans. Inf. Syst., 90-D (2): 395-402 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wataru Watanabe

Katsumasa Tanaka

Rie Watanabe

Norihiro Watanabe

Shigeo Watanabe

 

Other publications of authors with the same name

Robust Quantum Algorithms with epsilon-Biased Oracles., , , and . COCOON, volume 4112 of Lecture Notes in Computer Science, page 116-125. Springer, (2006)A New Approach to Online FPGA Placement., , , , and . CISS, page 145-150. IEEE, (2006)Robust Quantum Algorithms Computing OR with epsilon-Biased Oracles., , , and . IEICE Trans. Inf. Syst., 90-D (2): 395-402 (2007)Reconfigurable 1-Bit Processor Array with Reduced Wirng Area., , , and . ERSA, page 225-234. CSREA Press, (2005)Speech recognition chip for monosyllables., , , , , and . ASP-DAC, page 396-399. ACM, (2001)A Hardware/Software Codesign Method for a General Purpose Reconfigurable Co-Processor., , , , , and . CODES, page 147-151. IEEE Computer Society, (1997)Event-oriented computing with reconfigurable platform., , , and . ASP-DAC, page 1248-1251. ACM Press, (2005)An application specific Java processor with reconfigurabilities., , , , and . ASP-DAC, page 25-26. ACM, (2000)Waiting false path analysis of sequential logic circuits for performance optimization., , , and . ICCAD, page 392-395. ACM / IEEE Computer Society, (1998)Multi-clock path analysis using propositional satisfiability., , , and . ASP-DAC, page 81-86. ACM, (2000)