( en | de | ru )

 

Disambiguation of "Kanellos, George T."

Author of the publication

copydeleteadd this publication to your clipboard
Towards Co-Existence of 100 Gbps Classical Channel Within a WDM Quantum Entanglement Network.

, , , , , , , , , and . OFC, page 1-3. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

George T Nager

Ioannis Kanellos

George Mertzios

Combinatorial optimization and recognition of graph classes with applications to related models. TU Aachen, (2009)

T Masselink

T Attin

 

Other publications of authors with the same name

Optical RAM row access and column decoding for WDM-formatted optical words., , , , , , , and . OFC/NFOEC, page 1-3. IEEE, (2013)Optical static RAM cell using a monolithically integrated InP Flip-Flop and wavelength-encoded signals., , , , , , and . OFC, page 1-3. IEEE, (2016)First Demonstration of Quantum-Secured, Inter-Domain 5G Service Orchestration and On-Demand NFV Chaining Over Flexi-WDM Optical Networks., , , , , , , , , and 2 other author(s). OFC, page 1-3. IEEE, (2019)Optical Network Architecture Supporting Dynamic and End-to-End Quantum Secure Networking., , , and . ECOC, page 1-4. IEEE, (2021)ARTEMIS: a 40 Gb/s all-optical self-router using asynchronous bit and packet-level optical signal processing., , , , , , , , , and . GLOBECOM, page 6. IEEE, (2005)A Dynamic Multi-Protocol Entanglement Distribution Quantum Network., , , , , , , , , and 3 other author(s). OFC, page 1-3. IEEE, (2022)Experimental Demonstration of Quantum Key Distribution (QKD) for Energy-Efficient Software-Defined Internet of Things., , , , , and . ECOC, page 1-3. IEEE, (2018)Optical interconnect and memory technologies for next generation computing., , , , , , and . ICTON, page 1-4. IEEE, (2016)WDM-enabled optical RAM and optical cache memory architectures for Chip Multiprocessors., , , , , , , and . ICTON, page 1-4. IEEE, (2015)Software-defined board- and chip-level optical interconnects for multi-socket communication and disaggregated computing., , , , , and . AISTECS@HiPEAC, page 6-7. ACM, (2017)