Author of the publication

Cost effective routing techniques in 2D mesh NoC using on-chip transmission lines.

, , , and . J. Parallel Distributed Comput., (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Modelling and analysis of wireless communication over Networks-on-Chip., and . VDAT, page 1-6. IEEE, (2014)A Framework for Block Placement, Migration, and Fast Searching in Tiled-DNUCA Architecture., and . ACM Trans. Design Autom. Electr. Syst., 22 (1): 4:1-4:26 (2016)Restricting writes for energy-efficient hybrid cache in multi-core architectures., and . VLSI-SoC, page 1-6. IEEE, (2016)Reinforcement Learning Based Refresh Optimized Volatile STT-RAM Cache., and . ISVLSI, page 222-227. IEEE, (2020)Performance linked dynamic cache tuning: A static energy reduction approach in tiled CMPs., and . Microprocess. Microsystems, (2017)SRS-Mig: Selection and Run-time Scheduling of page Migration for improved response time in hybrid PCM-DRAM memories., , , and . ACM Great Lakes Symposium on VLSI, page 217-222. ACM, (2022)Improving Static Power Efficiency via Placement of Network Demultiplexer over Control Plane of Router in Multi-NoCs., , , and . DAC, page 225. ACM, (2019)AGRAS: Aging and memory request rate aware scheduler for PCM memories., and . ISQED, page 1-8. IEEE, (2023)DAMUS: Dynamic Allocation based on Write Frequency in MUlti-Retention STT-RAM based Last Level Caches., , , , and . ISQED, page 469-475. IEEE, (2021)Fault Tolerance in Network on Chip Using Bypass Path Establishing Packets., , and . VLSID, page 457-458. IEEE Computer Society, (2018)