( en | de | ru )

 

Disambiguation of "Sharad, Mrigank"

Author of the publication

copydeleteadd this publication to your clipboard
Real-time digitized neural-spike storage scheme in multiple channels for biomedical applications.

, , and . APSIPA, page 1430-1435. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mrigank Srivastava

Sharad Prasad

Sharad Chandra

Shalaka Sharad Shah

Ranjit Sharad Joshi

 

Other publications of authors with the same name

Hierarchical Temporal Memory Based on Spin-Neurons and Resistive Memory for Energy-Efficient Brain-Inspired Computing., , , and . IEEE Trans. Neural Networks Learn. Syst., 27 (9): 1907-1919 (2016)Proposal For Neuromorphic Hardware Using Spin Devices, , , and . CoRR, (2012)Design and Synthesis of Ultra Low Energy Spin-Memristor Threshold Logic., , and . CoRR, (2014)Spin Neurons: A Possible Path to Energy-Efficient Neuromorphic Computers., , and . CoRR, (2013)Low Power Implantable Spike Sorting Scheme Based on Neuromorphic Classifier with Supervised Training Engine., , , , and . ISVLSI, page 266-271. IEEE Computer Society, (2017)Energy efficient computing using coupled Dual-Pillar Spin Torque Nano Oscillators., , and . NANOARCH, page 28-29. IEEE Computer Society, (2013)STT-MRAM for Low Power Access for Read-Intensive Parallel Deep-Learning Architectures., , , and . iNIS, page 61-65. IEEE, (2017)Variation Aware Performance Analysis of TFETs for Low-Voltage Computing., , and . iNIS, page 93-97. IEEE, (2016)A New Double Data Rate(DDR) Dual-Mode Duobinary Transmitter Architecture., , and . VLSI Design, page 12-17. IEEE Computer Society, (2011)Low power and compact mixed-mode signal processing hardware using spin-neurons., , and . ISQED, page 189-195. IEEE, (2013)