Author of the publication

A 54-64.8 GHz subharmonically injection-locked frequency synthesizer with transmitter EVM between -26.5 dB and -28.8 dB in 28 nm CMOS.

, , , , , and . ESSCIRC, page 243-246. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 54-64.8 GHz subharmonically injection-locked frequency synthesizer with transmitter EVM between -26.5 dB and -28.8 dB in 28 nm CMOS., , , , , and . ESSCIRC, page 243-246. IEEE, (2017)A 28 nm CMOS 7.04 Gsps polar digital front-end processor for 60 GHz transmitter., , , , , , , , , and . A-SSCC, page 333-336. IEEE, (2016)A low-power 57-to-66GHz transceiver in 40nm LP CMOS with -17dB EVM at 7Gb/s., , , , , , , , , and 2 other author(s). ISSCC, page 268-270. IEEE, (2012)A 60GHz 8-way phased array front-end with TR switching and calibration-free beamsteering in 28nm CMOS., , , , , , and . ESSCIRC, page 203-206. IEEE, (2017)13.5 A 4-antenna-path beamforming transceiver for 60GHz multi-Gb/s communication in 28nm CMOS., , , , , , , , , and 2 other author(s). ISSCC, page 246-247. IEEE, (2016)Design of a 10.56-Gb/s 64-QAM Polar Transmitter at 60 GHz in 28-nm CMOS., , , , , , and . IEEE J. Solid State Circuits, 58 (8): 2189-2201 (2023)Energy-Efficient Digital Front-End Processor for 60 GHz Polar Transmitter., , , , , , and . J. Signal Process. Syst., 90 (5): 777-789 (2018)A 6x-oversampling 10GS/s 60GHz polar transmitter with 15.3% average PA efficiency in 40nm CMOS., , , and . ESSCIRC, page 348-351. IEEE, (2015)CMOS low-power transceivers for 60GHz multi Gbit/s communications., , , , , , , , , and 7 other author(s). CICC, page 1-8. IEEE, (2013)A 28GHz Two-Way Current Combining Stacked-FET Power Amplifier in 22nm FD-SOI., , , , , , and . CICC, page 1-4. IEEE, (2020)