Author of the publication

High-performance FIR filter design based on sharing multiplication.

, , and . IEEE Trans. Very Large Scale Integr. Syst., 11 (2): 244-253 (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low Cost Ternary Content Addressable Memory Based on Early Termination Precharge Scheme., , and . ISCAS, page 1-4. IEEE, (2019)A low power reconfigurable DCT architecture to trade off image quality for computational complexity., and . ICASSP (5), page 17-20. IEEE, (2004)Customized SRAM design for low power video code applications., , , and . ISOCC, page 79-80. IEEE, (2016)Domain Wall Memory-Based Design of Deep Neural Network Convolutional Layers., , , and . IEEE Access, (2020)A Low Complexity Reconfigurable DCT Architecture to Trade off Image Quality for Power Consumption., and . J. Signal Process. Syst., 53 (3): 399-410 (2008)Dynamic Bit-Width Adaptation in DCT: An Approach to Trade Off Image Quality and Computation Energy., , and . IEEE Trans. Very Large Scale Integr. Syst., 18 (5): 787-793 (2010)Area and Energy Efficient Joint 2T SOT-MRAM-Based on Diffusion Region Sharing With Adjacent Cells., and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (3): 1622-1626 (2022)A Bit-Line Boosting Technique for Fast Bit-Line Computation without Read Disturbance., and . ISOCC, page 294-295. IEEE, (2020)Variation-Tolerant Separated Pre-Charge Sense Amplifier for Resistive Non-Volatile logic circuit., and . ISOCC, page 147-148. IEEE, (2020)A Charge-domain 10T SRAM based In-Memory-Computing Macro for Low Energy and Highly Accurate DNN inference., and . ISOCC, page 89-90. IEEE, (2021)