Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

SafeSU-2: a Safe Statistics Unit for Space MPSoCs., , , , , , and . DATE, page 1085-1086. IEEE, (2022)Modeling High-Performance Wormhole NoCs for Critical Real-Time Embedded Systems., , , , and . RTAS, page 267-278. IEEE Computer Society, (2016)A new mechanism to deal with process variability in NoC links., , , and . IPDPS, page 1-11. IEEE, (2009)Enabling High-Performance Crossbars through a Floorplan-Aware Design., , , , and . ICPP, page 269-278. IEEE Computer Society, (2012)Random modulo: a new processor cache design for real-time critical systems., , , , and . DAC, page 29:1-29:6. ACM, (2016)A methodology for the characterization of process variation in NoC links., , and . DATE, page 685-690. IEEE Computer Society, (2010)Resilient random modulo cache memories for probabilistically-analyzable real-time systems., , , and . IOLTS, page 27-32. IEEE, (2016)HLS-Based HW/SW Co-Design of the Post-Quantum Classic McEliece Cryptosystem., , , , and . FPL, page 52-59. IEEE, (2021)Design and implementation of a fair credit-based bandwidth sharing scheme for buses., , , and . DATE, page 926-929. IEEE, (2017)Design and integration of hierarchical-placement multi-level caches for real-time systems., , , and . DATE, page 455-460. IEEE, (2018)