( en | de | ru )

 

Disambiguation of "Onodera, Hidetoshi"

Author of the publication

copydeleteadd this publication to your clipboard
NCTUcell: A DDA-Aware Cell Library Generator for FinFET Structure with Implicitly Adjustable Grid Map.

, , , , , , and . DAC, page 120. ACM, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kaoru Onodera

Keiichi Onodera

Hidetoshi Yamabe

 

Other publications of authors with the same name

On-chip temperature and process variation sensing using a reconfigurable Ring Oscillator., , and . VLSI-DAT, page 1-4. IEEE, (2017)An area effective forward/reverse body bias generator for within-die variability compensation., , and . A-SSCC, page 217-220. IEEE, (2011)Variation-aware Flip-Flop energy optimization for ultra low voltage operation., , , and . SoCC, page 17-22. IEEE, (2014)Worst-case delay analysis considering the variability of transistors and interconnects., , and . ISPD, page 35-42. ACM, (2007)Multi-Level Optimization for Large Fan-In Optical Logic Circuits Using Integrated Nanophotonics., , , , , , , and . ICRC, page 1-8. IEEE, (2018)An Integrated Optical Parallel Multiplier Exploiting Approximate Binary Logarithms Towards Light Speed Data Processing., , , , and . ICRC, page 1-6. IEEE, (2018)BDD-based synthesis of optical logic circuits exploiting wavelength division multiplexing., , , , , and . ASP-DAC, page 203-209. ACM, (2019)PVT2: process, voltage, temperature and time-dependent variability in scaled CMOS process., and . ICCAD, page 126. ACM, (2018)A performance optimization method by gate sizing using statistical static timing analysis., and . ISPD, page 111-116. ACM, (2000)A power optimization method considering glitch reduction by gate sizing., , and . ISLPED, page 221-226. ACM, (1998)