( en | de | ru )

 

Disambiguation of "Pradhan, Dhiraj K."

Author of the publication

copydeleteadd this publication to your clipboard
A Hierarchical Directory Scheme for Large-Scale Cache-Coherent Multipmcessors.

, , and . IPPS, page 43-46. IEEE Computer Society, (1992)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Prakash Pradhan

Merina Pradhan

Swapna Pradhan

Anup Pradhan

Amir Man Pradhan

 

Other publications of authors with the same name

Derivation of Reduced Test Vectors for Bit-Parallel Multipliers over GF(2^m)., , , and . IEEE Trans. Computers, 57 (9): 1289-1294 (2008)Fault-Tolerant Computing.. Computer, 13 (3): 6-7 (1980)Simultaneous scheduling and binding for low gate leakage nano-complementary metaloxide-semiconductor data path circuit behavioural synthesis., , and . IET Comput. Digit. Tech., 2 (2): 118-131 (2008)A Low-Cost Unified Design Methodology for Secure Test and Intellectual Property Core Protection., , and . IEEE Trans. Reliability, 64 (4): 1243-1253 (2015)CLB-based Detection and Correction of Bit-flip faults in SRAM-based FPGAs., , , and . ISCAS, page 3696-3699. IEEE, (2007)A DOE-ILP assisted conjugate-gradient based power and stability optimization in High-K Nano-CMOS SRAM., , , and . ACM Great Lakes Symposium on VLSI, page 323-328. ACM, (2010)A soft error robust and power aware memory design., , , and . SBCCI, page 300-305. ACM, (2007)Application specific VLSI architectures based on De Bruijn graphs.. ASAP, page 628-640. IEEE, (1990)Constant Function Independent Test Set for Fault Detection in Bit Parallel Multipliers in GF(2^m)., , and . VLSI Design, page 479-484. IEEE Computer Society, (2007)Subcube Level Time-Sharing in Hypercube Multicomputers., , and . ICPP (2), page 134-142. CRC Press, (1994)