( en | de | ru )

 

Disambiguation of "Wu, Jigang"

Author of the publication

copydeleteadd this publication to your clipboard
Energy Efficient Cooperative Edge Computing with Multi-Source Multi-Relay Devices.

, , , and . HPCC/SmartCity/DSS, page 865-870. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jinglan Wu

Recovery of citric acid from fermentation broth using simulated moving bed technology: = Reinigung von Zitronensäure aus Fermentationslösung durch kontinuierliche Chromatographie. Uni Erlangen-Nürnberg, (2009)

Changzhu Wu

Yinghua Wu

Jinjin Wu

Haiyan Wu

 

Other publications of authors with the same name

An efficient algorithm for the collapsing knapsack problem., and . Inf. Sci., 176 (12): 1739-1751 (2006)Knapsack Model and Algorithm for HW/SW Partitioning Problem., , and . International Conference on Computational Science, volume 3036 of Lecture Notes in Computer Science, page 200-205. Springer, (2004)ETRA: Efficient Three-Stage Resource Allocation Auction for Mobile Blockchain in Edge Computing., , , , and . ICPADS, page 701-705. IEEE, (2018)Efficient hybrid multicast approach in wireless data center network., , , , and . Future Gener. Comput. Syst., (2018)Algorithms for bi-objective multiple-choice hardware/software partitioning., , , and . Comput. Electr. Eng., (2016)Flexible robust principal component analysis., , and . Int. J. Machine Learning & Cybernetics, 11 (3): 603-613 (2020)Energy-Efficient Offloading in Mobile Edge Computing with Edge-Cloud Collaboration., , and . ICA3PP (3), volume 11336 of Lecture Notes in Computer Science, page 460-475. Springer, (2018)Finding High Performance Solution in Reconfigurable Mesh-Connected VLSI Arrays., and . Asia-Pacific Computer Systems Architecture Conference, volume 3189 of Lecture Notes in Computer Science, page 440-448. Springer, (2004)Integrating Two Logics Into One Crossbar Array for Logic Gate Design., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (8): 2987-2991 (2021)Rapid Techniques for Performance Estimation of Processors., , and . J. Res. Pract. Inf. Technol., 42 (2): 147-168 (2010)