( en | de | ru )

 

Disambiguation of "Maheshwari, Sidharth"

Author of the publication

copydeleteadd this publication to your clipboard
REDRESS: Generating Compressed Models for Edge Inference Using Tsetlin Machines.

, , , , , , and . IEEE Trans. Pattern Anal. Mach. Intell., 45 (9): 11152-11168 (September 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Maheshwari Prasad

Umesh Maheshwari

 

Other publications of authors with the same name

REPUTE: An OpenCL based Read Mapping Tool for Embedded Genomics., , , , and . DATE, page 121-126. IEEE, (2020)PLEDGER: Embedded Whole Genome Read Mapping using Algorithm-HW Co-design and Memory-aware Implementation., , , , , and . DATE, page 1855-1858. IEEE, (2021)MATADOR: Automated System-on-Chip Tsetlin Machine Design Generation for Edge Applications., , , , and . DATE, page 1-6. IEEE, (2024)Multi-directional error correction schemes for SRAM-based FPGAs., , , and . FPL, page 1-8. IEEE, (2014)Vector FPGA acceleration of 1-D DWT computations using sparse matrix skeletons., , , and . FPL, page 1-4. IEEE, (2016)Reduced lead system selection methodology for reliable standard 12-lead reconstruction targeting personalised remote health monitoring applications., , , and . Comput. methods Biomech. Biomed. Eng. Imaging Vis., 2 (2): 107-120 (2014)REDRESS: Generating Compressed Models for Edge Inference Using Tsetlin Machines., , , , , , and . IEEE Trans. Pattern Anal. Mach. Intell., 45 (9): 11152-11168 (September 2023)Hardware-Algorithm Codesign for Fast and Energy Efficient Approximate String Matching on FPGA for Computational Biology., , , , and . EMBC, page 87-90. IEEE, (2022)Accelerated Filtering and in situ Verification for Energy-Optimized Genome Read Mapping., , , and . ISCAS, page 1-5. IEEE, (2020)