( en | de | ru )

 

Disambiguation of "Veeravalli, Bharadwaj"

Author of the publication

copydeleteadd this publication to your clipboard
A Security-Aware Data Placement Mechanism for Big Data Cloud Storage Systems.

, , and . BigDataSecurity/HPSC/IDS, page 327-332. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Bharadwaj Vijaysarathy

Ashish Bharadwaj

 

Other publications of authors with the same name

SeWDReSS: on the design of an application independent, secure, wide-area disaster recovery storage system., , , and . Multim. Tools Appl., 58 (3): 543-568 (2012)Implementation and Performance Evaluation of RNS Variants of the BFV Homomorphic Encryption Scheme., , , , and . IEEE Trans. Emerg. Top. Comput., 9 (2): 941-956 (2021)MobiContext: A Context-Aware Cloud-Based Venue Recommendation Framework., , , , , , , , , and . IEEE Trans. Cloud Comput., 5 (4): 712-724 (2017)Adaptive Scheduling of Task Graphs with Dynamic Resilience., , , and . IEEE Trans. Computers, 66 (1): 17-23 (2017)SABA: A security-aware and budget-aware workflow scheduling strategy in clouds., , and . J. Parallel Distributed Comput., (2015)Quantized load distribution for tree and bus-connected processors., and . Parallel Comput., 30 (5-6): 841-865 (2004)Designing High-Performance Concurrent Strategies for Biological Sequence Alignment Problems on Networked Computing Platforms.. Grid Computing for Bioinformatics and Computational Biology, Wiley, (2007)Performance Characterization and Evaluation of HPC Algorithms on Dissimilar Multicore Architectures., and . HPCC/CSS/ICESS, page 1288-1295. IEEE, (2014)Reliability-driven task mapping for lifetime extension of networks-on-chip based multiprocessor systems., , and . DATE, page 689-694. EDA Consortium San Jose, CA, USA / ACM DL, (2013)sFPGA2 - A scalable GALS FPGA architecture and design methodology., , , and . FPL, page 314-319. IEEE, (2009)