( en | de | ru )

 

Disambiguation of "Wong, Martin D. F."

Author of the publication

copydeleteadd this publication to your clipboard
Mask cost reduction with circuit performance consideration for self-aligned double patterning.

, , , and . ASP-DAC, page 787-792. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alexander D F Lahmann

Blaise F D Bourgeois

Walter Wong

Martin F Almstetter

martin f. hellwig

 

Other publications of authors with the same name

Circuit clustering for delay minimization under area and pin constraints., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (9): 976-986 (1997)Dummy-feature placement for chemical-mechanical polishinguniformity in a shallow-trench isolation process., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 21 (1): 63-71 (2002)PolyPUF: Physically Secure Self-Divergence., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (7): 1053-1066 (2016)Optimal floorplan area optimization., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 11 (8): 992-1002 (1992)BSG-Route: A Length-Constrained Routing Scheme for General Planar Topology., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (11): 1679-1690 (2009)Optimal net assignment., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 14 (2): 265-269 (1995)Thermal-Driven Analog Placement Considering Device Matching., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (3): 325-336 (2011)Optimal min-area min-cut replication in partitioned circuits., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 17 (11): 1175-1183 (1998)Algorithms for simultaneous escape routing and Layer assignment of dense PCBs., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (8): 1510-1522 (2006)GAMER: GPU-Accelerated Maze Routing., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (2): 583-593 (February 2023)