( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
2D Error Correction for F/F based Arrays using In-Situ Real-Time Error Detection (RTD).

, , , , , , и . DFT, стр. 1-4. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Michael Dimitrakópoulos

Giorgos Stamates

Giorgos Stamtsis

Giorgos Kravaritis

Giorgos Xeropaïdes

 

Другие публикации лиц с тем же именем

Merged Switch Allocation and Traversal in Network-on-Chip Switches., , и . IEEE Trans. Computers, 62 (10): 2001-2012 (2013)Task-Based Parallel Programming for Gate Sizing., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (4): 1309-1322 (апреля 2023)An Online and Real-Time Fault Detection and Localization Mechanism for Network-on-Chip Architectures., , , , , , и . ACM Trans. Archit. Code Optim., 13 (2): 22:1-22:26 (2016)Low-cost fault-tolerant switch allocator for network-on-chip routers., и . INA-OCMC@HiPEAC, стр. 25-28. ACM, (2012)Virtual-Channel Flow Control Across Mesochronous Clock Domains., , и . MOCAST, стр. 1-4. IEEE, (2022)ElastiNoC: A self-testable distributed VC-based Network-on-Chip architecture., , , , и . NOCS, стр. 135-142. IEEE, (2014)Memristive Learning Cellular Automata: Theory and Applications., , , , , , , , и . MOCAST, стр. 1-5. IEEE, (2020)Timing Driven Incremental Multi-Bit Register Composition Using a Placement-Aware ILP formulation., , , , и . DAC, стр. 56:1-56:6. ACM, (2017)Hardware primitives for the synthesis of multithreaded elastic systems., , , , , и . DATE, стр. 1-4. European Design and Automation Association, (2014)Error-Shielded Register Renaming Sub-system for a Dynamically Scheduled Out-of-Order Core., , , , , , , и . DATE, стр. 812-817. IEEE, (2019)