( en | de | ru )

 

Disambiguation of "Salgado, Filipe"

Author of the publication

copydeleteadd this publication to your clipboard
DBTOR: A Dynamic Binary Translation Architecture for Modern Embedded Systems.

, , , , and . ICIT, page 1755-1760. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Margarita Salgado

Filipe Campello

Josué Salgado

José Salgado

Filipe Beato

 

Other publications of authors with the same name

A PID controller module tightly-coupled on a processor datapath., , , , , and . ISIE, page 1352-1356. IEEE, (2012)Towards an FPGA-based network layer filter for the Internet of Things edge devices., , , , and . ETFA, page 1-4. IEEE, (2016)FAT-DBT engine (framework for application-tailorcd, co-designcd dynamic binary translation enginc). University of Minho, Portugal, (2017)Hardware-software extensions to a softcore processor for FPGA-based adaptive PID control., , , , , , and . ISIE, page 1-4. IEEE, (2013)Characterization of FPGA-master ARM communication delays in Cyclone V devices., , , and . IECON, page 4229-4234. IEEE, (2015)Reliability correlation between physical and virtual cores at the ISA level., , , , , and . ETFA, page 1-4. IEEE, (2012)Hybrid real-time operating systems: deployment of critical FreeRTOS features on FPGA., , , , , , , and . Int. J. Embed. Syst., 8 (5/6): 483-492 (2016)MODELA DBT: Model-driven elaboration language applied to Dynamic Binary Translation., , , , , and . IECON, page 5465-5470. IEEE, (2017)Non-Intrusive Hardware Acceleration for Dynamic Binary Translation in Embedded Systems., , , , and . ICIT, page 1800-1805. IEEE, (2019)A Fault Tolerant Design Methodology for a FPGA-Based Softcore Processor., , , , , , and . CESCIT, page 145-150. International Federation of Automatic Control, (2012)