( en | de | ru )

 

Disambiguation of "Beerel, Peter A."

Author of the publication

copydeleteadd this publication to your clipboard
Blade-OC Asynchronous Resilient Template ‡ This research has been supported in part by NSF Grant #1619415.

, , and . PATMOS, page 147-154. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Peter A Ehrl

Peter A Schmid

Peter A Wuffli

Peter A Stegmaier

Peter A Ehrl

 

Other publications of authors with the same name

Characterizing Sparse Connectivity Patterns in Neural Networks, , , and . (2017)cite arxiv:1711.02131Comment: Presented at the 2018 Information Theory and Applications Workshop, San Diego, California.Technology-Circuit-Algorithm Tri-Design for Processing-in-Pixel-in-Memory (P2M)., , , , , , , , and . ACM Great Lakes Symposium on VLSI, page 613-618. ACM, (2023)Slack matching mode-based asynchronous circuits for average-case performance., and . ICCAD, page 219-225. IEEE, (2013)Neural Network Training with Approximate Logarithmic Computations., , and . ICASSP, page 3122-3126. IEEE, (2020)Proteus: An ASIC Flow for GHz Asynchronous Designs., , and . IEEE Des. Test Comput., 28 (5): 36-51 (2011)Deep-n-Cheap: An Automated Search Framework for Low Complexity Deep Learning., , , and . ACML, volume 129 of Proceedings of Machine Learning Research, page 273-288. PMLR, (2020)SystemVerilogCSP: Modeling Digital Asynchronous Circuits Using SystemVerilog Interfaces., and . CPA, volume 68 of Concurrent Systems Engineering Series, page 287-302. IOS Press, (2011)High Level Modeling of Channel-Based Asynchronous Circuits Using Verilog., and . CPA, volume 63 of Concurrent Systems Engineering Series, page 275-288. IOS Press, (2005)A memory allocation and assignment method using multiway partitioning., , and . SoCC, page 143-144. IEEE, (2004)Design and Analysis of Testable Mutual Exclusion Elements., , , , , , and . ASYNC, page 124-131. IEEE Computer Society, (2015)