Author of the publication

30.1 A 40nm VLIW Edge Accelerator with 5MB of 0.256pJ/b RRAM and a Localization Solver for Bristle Robot Surveillance.

, , , , , , , , , , , and . ISSCC, page 482-484. IEEE, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Controlling Collision-Induced Aggregations in a Swarm of Micro Bristle Robots., , , , , and . IEEE Trans. Robotics, 39 (1): 590-604 (February 2023)A Multiplier-less Transform Architecture with the Diagonal Data Mapping Transpose Memory for The AVS3 Standard., , , , , and . ASICON, page 1-4. IEEE, (2021)Blind Video Quality Assessment via Space-Time Slice Statistics., , , , , and . ICIP, page 451-455. IEEE, (2022)Maneuver at Micro Scale: Steering by Actuation Frequency Control in Micro Bristle Robots*., , , and . ICRA, page 10299-10304. IEEE, (2020)An Area-efficient Unified Transform Architecture for VVC., , , , , and . ISCAS, page 2012-2016. IEEE, (2022)30.1 A 40nm VLIW Edge Accelerator with 5MB of 0.256pJ/b RRAM and a Localization Solver for Bristle Robot Surveillance., , , , , , , , , and 2 other author(s). ISSCC, page 482-484. IEEE, (2024)CTU-Level Adaptive Quantization Method Joint with GOP based Temporal Filter for Video Coding., , , , , , and . ISCAS, page 1-5. IEEE, (2024)A Parallel and Pipelined Hardware Architecture for Fractional-Pixel Motion Estimation in AVS3., , , , , , and . ICCE, page 1-6. IEEE, (2022)A Low Valid Throughput Loss LDPC Codec Architecture With Variable Code Rate., , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 71 (5): 2644-2648 (May 2024)